

Appl. No. 10/718,881  
Amdt Dated 12/23/2005  
Response to Office Action of 10/26/2005

Attorney Docket No.: TS03-431  
N1085-90172

**Amendments to the Claims:**

This listing of claims will replace all prior versions and listings of claims in the application:

- 1 1. (Previously Presented) A method of defining an opening in a stack of insulator layers on a semiconductor substrate, comprising the steps of:
  - 3 providing a conductive region on said semiconductor substrate;
  - 4 forming a tri-layer insulator composite on said conductive region and on portions 5 of said semiconductor substrate;
  - 6 forming an insulator layer on said tri-layer insulator composite;
  - 7 forming an opening in said insulator layer to expose a portion of a top surface of 8 said tri-layer insulator composite; and
  - 9 removing portion of said tri-layer insulator composite exposed in said opening, 10 exposing a portion of a top surface of said conductive region,
  - 11 wherein said tri-layer insulator composite is comprised of an underlying silicon 12 rich - silicon oxide layer, a hydro - silicon oxynitride (SiO<sub>x</sub>NH) layer, and an overlying 13 silicon nitride layer.
- 1 2. (Previously Presented) The method of claim 1, wherein said conductive region is 2 a source/drain region in a semiconductor substrate, a metal interconnect structure or a 3 further metal structure.
- 1 3. (Cancelled)
- 1 4. (Currently Amended) The method of claim [1] 1, wherein said underlying silicon 2 rich-silicon oxide layer of said tri-layer insulator composite, is formed via low pressure

Appl. No. 10/718,881  
Amtd Dated 12/23/2005  
Response to Office Action of 10/26/2005

Attorney Docket No.: TS03-431  
N1085-90172

3 chemical vapor deposition (LPCVD), via plasma enhanced chemical vapor deposition  
4 (PECVD), or via high density plasma chemical vapor deposition (HDPCVD) procedures,  
5 to a thickness between about 100 to 200 Angstroms, using silane or disilane, and  
6 oxygen or nitrous oxide as reactants.

1 5. (Previously Presented) The method of claim 1, wherein said underlying silicon  
2 rich-silicon oxide layer of said tri-layer insulator composite includes a refractive index  
3 between about 1.485 to 1.55.

1 6. (Previously Presented) The method of claim 1, wherein said hydro - silicon  
2 oxynitride (SiOxNH) layer is formed via LPCVD, PECVD, or HDPCVD procedures to a  
3 thickness between about 200 to 500 Angstroms.

1 7. (Previously Presented) The method of claim 1, wherein said overlying silicon  
2 nitride layer is formed via LPCVD or PECVD procedures to a thickness between about  
3 100 to 200 Angstroms.

1 8. (Original) The method of claim 1, wherein said insulator layer is comprised of an  
2 underlying boro-phosphosilicate glass (BPSG) layer, obtained via PECVD or LPCVD  
3 procedures to a thickness between about 1500 to 2500 Angstroms.

1 9. (Original) The method of claim 1, wherein said insulator layer is comprised of an  
2 overlying silicon oxide layer, obtained via PECVD or LPCVD procedures to a thickness  
3 between about 5000 to 6000 Angstroms, using tetraethylorthosilicate (TEOS) as a  
4 source.

1 10. (Original) The method of claim 1, wherein said opening in said insulator layer is  
2 formed via a dry etch, anisotropic reactive ion etch (RIE) procedure, using CHF<sub>3</sub> as an  
3 etchant for said insulator layer.

Appl. No. 10/718,881  
Amtd Dated 12/23/2005  
Response to Office Action of 10/26/2005

Attorney Docket No.: TS03-431  
N1085-90172

1 11. (Original) The method of claim 1, wherein an over etch cycle used as a  
2 component of a dry etch procedure for said opening in said insulator layer, is performed  
3 via an anisotropic RIE procedure for a time between about 30 to 60sec, using CHF<sub>3</sub> as  
4 an etchant.

1 12. (Currently Amended) The method of claim 1, wherein said overlying silicon  
2 nitride layer is removed via an anisotropic RIE procedure using CF<sub>4</sub> or [[C<sub>12</sub>]] Cl<sub>2</sub> as an  
3 etchant.

1 13. (Previously Presented) The method of claim 1, wherein said silicon rich-silicon  
2 oxide layer of said tri-layer insulator composite is removed via anisotropic RIE  
3 procedure using CHF<sub>3</sub> as an etchant.

1 14. (Previously Presented) A method of forming a opening in a stack of insulator  
2 layers located on an underlying conductive region, featuring a tri-layer insulator  
3 composite as an underlying component of the stack of insulator layers, used as a stop  
4 layer during an over etch cycle used to completely remove overlying components of  
5 said stack of insulator layers, comprising the steps of:

6 providing said conductive region;

7 forming said tri-layer insulator composite comprised of an underlying silicon rich-  
8 silicon oxide layer, a hydro - silicon oxynitride (SiO<sub>x</sub>NH) layer, and an overlying silicon  
9 nitride layer;

10 forming an overlying insulator layer;

11 forming photoresist shape with an opening exposing a portion of a top surface of  
12 said overlying insulator layer;

Appl. No. 10/718,881  
Amdt Dated 12/23/2005  
Response to Office Action of 10/26/2005

Attorney Docket No.: TS03-431  
N1085-90172

13        performing a first phase of a dry etch procedure to remove portions of said  
14        overlying insulator layer exposed in said opening in said photoresist shape;  
  
15        performing an over etch cycle as a second phase of said dry etch procedure to  
16        insure complete removal of said overlying insulator layer, with said over etch cycle  
17        terminating at the top surface of said silicon nitride layer of said tri-layer insulator  
18        composite;  
  
19        performing a third phase of said dry etch procedure to selectively remove  
20        exposed portions of said silicon nitride and of said SiOxNH; and  
  
21        performing a fourth phase of said anisotropic dry etch procedure to selectively  
22        remove exposed portion of said silicon rich - silicon oxide layer, exposing a portion of a  
23        top surface of said conductive region.

1        15. (Original) The method of claim 14, wherein said conductive region is a  
2        source/drain region in a semiconductor substrate, or a metal structure such as a metal  
3        interconnect structure.

1        16. (Previously Presented) The method of claim 14, wherein said underlying silicon  
2        rich-silicon oxide layer is formed via low pressure chemical vapor deposition (LPCVD),  
3        or via plasma enhanced chemical vapor deposition (PECVD) procedures, to a thickness  
4        between about 100 to 200 Angstroms, using silane or disilane, and oxygen or nitrous  
5        oxide as reactants.

1        17. (Previously Presented) The method of claim 14, wherein said SiOxNH layer is  
2        formed via LPCVD or via PECVD procedures, to a thickness between about 200 to 500  
3        Angstroms.

1        18. (Original) The method of claim 14, wherein said silicon nitride layer is formed via  
2        LPCVD or PECVD procedures, to a thickness between about 100 to 200 Angstroms.

Appl. No. 10/718,881  
Ammdt Dated 12/23/2005  
Response to Office Action of 10/26/2005

Attorney Docket No.: TS03-431  
N1085-90172

1 19. (Original) The method of claim 14, wherein said overlying insulator layer is  
2 comprised of an underlying boro-phosphosilicate glass (BPSG) layer, obtained via  
3 PECVD or LPCVD procedures to a thickness between about 1500 to 2500 Angstroms,  
4 and comprised of an overlying silicon oxide layer, obtained via PECVD or LPCVD  
5 procedures to a thickness between about 5000 to 6000 Angstroms, using  
6 tetraethylorthosilicate (TEOS) as a source.

1 20. (Original) The method of claim 14, wherein said first phase of said dry etch  
2 procedure, employed to define said opening in said overlying insulator layer, is an  
3 anisotropic reactive ion etch (RIE) procedure performed using CHF<sub>3</sub> as an etchant for  
4 said overlying insulator layer.

1 21. (Original) The method of claim 14, wherein said over etch cycle of said second  
2 phase of said dry etch procedure, is an anisotropic RIE procedure performed for a time  
3 between about 30 to 60 sec., using CHF<sub>3</sub> as an etchant.

1 22. (Currently Amended) The method of claim 14, wherein said third phase of said  
2 dry etch procedure used to selectively remove said silicon nitride layer, is an anisotropic  
3 RIE procedure performed using CF<sub>4</sub> or [[C1<sub>2</sub>]] Cl<sub>2</sub> as an etchant.

1 23. (Previously Presented) The method of claim 14, wherein said fourth phase of  
2 said dry etch procedure used to selectively remove said silicon rich-silicon oxide layer,  
3 is an anisotropic RIE procedure performed using CHF<sub>3</sub> as an etchant.

1 24. (Currently Amended) A method of forming an opening in insulator layers,  
2 comprising the steps of:  
3 providing a semiconductor substrate;

Appl. No. 10/718,881  
Amdt Dated 12/23/2005  
Response to Office Action of 10/26/2005

Attorney Docket No.: TS03-431  
N1085-90172

4 forming a conductive region directly on and contacting said semiconductor  
5 substrate;

6 forming a tri-layer insulator over said conductive region and on said  
7 semiconductor substrate, with said tri-layer insulator comprised with a hydro-silicon  
8 oxynitride (SiO<sub>x</sub>NH) middle layer;

9 forming an insulator layer directly on and contacting said tri-layer insulator; and  
10 forming an opening in said insulator layer and in said tri-layer insulator to expose  
11 said conductive region.

1 25. (Original) The method of claim 24, wherein said conductive region is a  
2 source/drain region in a semiconductor substrate, or a metal structure such as a metal  
3 interconnect structure.

1 26. (Previously Presented) The method of claim 24, wherein said tri-layer insulator is  
2 comprised of an underlying silicon rich-silicon oxide layer at a thickness between about  
3 100 to 200 Angstroms, comprised of said SiO<sub>x</sub>NH middle layer at a thickness between  
4 about 200 to 500 Angstroms, and comprised of an overlying silicon nitride layer at a  
5 thickness between about 100 to 200 Angstroms.

1 27. (Original) The method of claim 24, wherein said overlying insulator layer is  
2 comprised of an underlying boro-phosphosilicate glass (BPSG) layer at a thickness  
3 between about 1500 to 2500 Angstroms, and comprised of an overlying silicon oxide  
4 layer at a thickness between about 5000 to 6000 Angstroms.

1 28. (Original) The method of claim 24, wherein said opening in said insulator layer  
2 and in said tri-layer insulator is formed via a dry etch, anisotropic reactive ion etch (RIE)  
3 procedure.